The formation kinetics of Pd 2 Si for fully silicided (FUSI) gate formation and the work function tuning of a Pd 2 Si FUSI gate by impurity predoping were investigated. It has been found that the morphology and phase of a formed FUSI layer depend not only on the silicidation annealing temperature but also on the heating ramp-up rate and the presence of impurities. Fast rampup annealing was necessary to avoid defect formation, such as voids in the silicide film at the oxide interface, and to obtain a homogeneous silicide film containing only Pd 2 Si phase. The most severe effect on the silicidation reaction, that is the increase in defect formation, was brought about by As predoping. The work function of the Pd 2 Si FUSI gate was modulated by impurity pileup at the Pd 2 Si/SiO 2 interface, as in the case of the NiSi FUSI gate. However, the work function shifted in the opposite direction to that of the NiSi FUSI gate for As, P, Sb, and BF 2 . A wide range of work function shift, comparable to that of the NiSi FUSI gate, has been obtained for a Pd 2 Si FUSI gate.
Introduction
The further scaling of complementary metal-oxide-semiconductor (CMOS) devices requires a metal gate to replace the conventional polycrystalline silicon (poly-Si) gate to eliminate the gate depletion issue. A NiSi fully silicided (FUSI) gate is one of the most promising candidates due to advantages such as the compatibility of NiSi with Si devices and the work function tunability obtained by predoping to poly-Si. [1] [2] [3] [4] [5] [6] [7] It has been reported that impurities introduced into poly-Si before silicidation, that is, predoped impurities, are swept out toward the gate oxide during silicidation by the snowplow effect, 8) and form a pileup at the NiSi/SiO 2 interface after complete silicidation. Although the work function change of the NiSi FUSI gate is considered to originate from the impurity pileup at the oxide interface, a detailed work function shift mechanism is still unclear, and the reported range of the work function shift is insufficient for high-performance CMOS applications. Furthermore, many difficulties in NiSi formation have been pointed out; such as a linewidth effect, 9, 10) poor adhesion of the As-or Sb-predoped NiSi FUSI gate, 7) and void formation at the NiSi/SiO 2 interface. 5, 6) For these reasons, exploring other silicides as possible FUSI gate materials would improve the understanding and assist in the development of FUSI gate technology.
Pd 2 Si is expected to provide flexibility for integration into the device fabrication process because of the following features. Pd 2 Si is the first phase formed in the Pd-Si system in contrast to NiSi, which is usually formed through transformation via Ni 2 Si. Moreover, Pd 2 Si is formed at lower temperatures than NiSi, and once formed, it provides high thermal stability.
11) The snowplow effect during Pd 2 Si formation has been reported, 12) suggesting the possibility of work function tuning by impurity predoping, as in the case of the NiSi FUSI gate. We have investigated Pd 2 Si FUSI structure formation and work function tuning by predoping. In this report, the formation kinetics of the Pd 2 Si FUSI gate and the work function behavior influenced by predoping are described.
Experimental Procedure
Pd 2 Si FUSI gate MOS diodes were fabricated with local oxidation of silicon (LOCOS) isolation on p-type Si(100) substrates. A gate oxide, whose thickness was 5 or 10 nm, was grown by thermal oxidation, and poly-Si was deposited on it by low-pressure chemical vapor deposition. After gate patterning, As, P, Sb, BF 2 , or F ion implantation into poly-Si was carried out, followed by rapid thermal annealing (RTA) in N 2 at 900 C for 1 min for dopant activation and gate poly-Si recrystallization. Then, Pd was deposited by DC magnetron sputtering. Full silicidation was performed at 250 or 300 C for 5 min using three types of annealing apparatus: sputtering stage heating, hot-plate heating, and RTA. The annealing ambients were vacuum, air, and N 2 , respectively. The major difference among them was the heating ramp-up rate. The sputtering stage heating using lamps was carried out at a ramp-up rate of 1 C/s immediately after the Pd sputter deposition. The ramp-up rate for RTA was set to 15 C/s. In the case of the hot-plate heating, sample wafers were placed on the preheated hot plate in air. The hot-plate heating provided the fastest heating, although its rate was not measured. After silicidation, unreacted Pd was selectively etched away by wet etching, followed by post metallization annealing in 20% H 2 at 400 C for 30 min. Pd 2 Si/SiO 2 /Si MOS structures were evaluated by X-ray diffraction (XRD), scanning electron microscopy (SEM), transmission electron microscopy (TEM), and energy dispersive X-ray analysis (EDX). The impurity depth profile in the Pd 2 Si FUSI gate was examined by secondary ion mass spectrometry (SIMS). The flatband voltages (V FB ) of fabricated MOS diodes were obtained by capacitance-voltage (C-V) characteristics measurements. Figure 1 shows cross-sectional SEM images of undoped and As-predoped Pd 2 Si FUSI MOS structures formed at 250 C by sputtering stage heating. The initial Pd and polySi thicknesses were 180 and 100 nm, respectively. Needlelike structures were formed on the silicide surface, regardless of the As predoping. In addition, voids at the Pd 2 Si/ SiO 2 interface, and a layered structure were observed in the Pd silicide film. The void formation at the oxide interface implies that Si atoms diffuse upward during silicidation. The Si-diffusion-induced void formation was similarly observed for a CoSi 2 FUSI gate.
Pd 2 Si FUSI Gate Formation
3) From Fig. 1 , it was clear that the As predoping increased the void density, suggesting that As in poly-Si enhanced the Si diffusion. Figure 2 shows a crosssectional TEM image of an As-predoped specimen. The needlelike structure was identified as Pd silicide by EDX analysis. This needlelike silicide growth was considered to be caused by locally enhanced Si flow, which was most likely due to grain boundary diffusion. However, the segregation of Pd, Si, and As at the grain boundary was not observed by EDX analysis because of its detection limit. Although this result provides no evidence of the grain boundary diffusion, it cannot be denied that As, whose concentration is under the detection limit, plays a role in locally enhanced Si diffusion. A detailed investigation of the grain growth and segregation of both Si and impurities at an intermediate stage of silicidation will be needed to confirm the grain boundary diffusion. On the other hand, EDX analysis also revealed that the bottom layer in the Pd silicide film was Pd 2 Si and the top layer was a Pd-rich silicide (Pd x Si, x > 2). The XRD spectrum of the undoped specimen, not shown here, indicated the existence of not only Pd 2 Si but also Pd-rich silicide phases such as Pd 3 Si and Pd 4 Si. 13) In that case, by extending the silicidation time, Pdrich-phase peaks in the XRD spectrum disappeared and only the Pd 2 Si peak remained. Since this transformation to Pd 2 Si indicates that Pd 2 Si is the most stable phase at 250 C, Pdrich phases may be formed at a lower silicidation temperature. A silicidation reaction at a low temperature was inevitable for the sputtering stage heating with the slow ramp-up. The hot-plate heating provides a faster ramp-up rate than the sputtering stage heating, because of large thermal capacity ratio between the hot plate and the Si substrate. Therefore, the hot-plate heating was used to eliminate the silicidation reaction at a low temperature. XRD spectra in Fig. 3 for undoped Pd 2 Si FUSI structures formed at 250
C by hot-plate heating demonstrated that only the Pd 2 Si phase was formed, as expected. This result supports the idea that Pd-rich phases are formed at a silicidation temperature below 250 C. Furthermore, neither needlelike structures on the silicide surface nor voids at the oxide interface were observed by SEM, not shown here, suggesting that Si diffusion was not dominant at 250 C. Thus, it is considered that the dominant diffusion species during silicidation changes from Si to Pd with increasing a silicidation temperature. Si(100) SiO 2 voids Fig. 2 . Cross-sectional TEM image of an As-predoped Pd 2 Si FUSI MOS structure formed at 250 C by sputtering stage heating. EDX analysis revealed that the bottom layer was Pd 2 Si, and the top layer was a Pd-rich silicide (Pd x Si, x > 2). The needlelike structure on the surface was also identified as the Pd silicide. C by hotplate heating. The needlelike silicide growth was not observed, but the voids were still formed at the oxide interface. The void formation was also observed for both Asand Sb-predoped Pd 2 Si FUSI gates formed at 250 C by hotplate heating. The same behavior was observed for sputtering stage heating, as described above. This indicates that not only the silicidation temperature but also the presence of impurities in poly-Si affects the diffusion of composition atoms during silicidation. In the cases of P and Sb predoping, void formation was avoided by increasing the annealing temperature to 300 C, as shown in Fig. 4(b) . In contrast, the voids were still formed for the As-predoped case. Furthermore, As-predoped Pd 2 Si FUSI gates frequently peeled off during the removal of unreacted Pd, indicating poor adhesion, similar to Sb-predoped NiSi FUSI gates. 7, 14, 15) It can be concluded that As has the most severe effect on the silicidation reaction among the major donors for Si. The reason is not clear at present, but research on the relationship between the silicidation reaction and impurity doping is in progress for NiSi FUSI gates, 15) which will also provide helpful information for the formation of Pd 2 Si FUSI gates. As indicated by the results for hot-plate heating, silicidation annealing with a high ramp-up rate was essential for forming a homogeneous Pd 2 Si FUSI gate and for eliminating the formation of defects such as the needlelike silicide growth and the voids at the oxide interface. Since excessive Si diffusion toward the silicide surface and the resulting void formation at the silicide/oxide interface have also been found in a Sb-predoped NiSi FUSI gate, 14, 15) the suppression of Si diffusion is a common challenge for FUSI gate formation, particularly for the predoped cases.
Work Function Tuning by Impurity Predoping
In the case of MOS diode fabrication for electrical characterization, the initial Pd and poly-Si thicknesses were 100 and 60 nm, respectively. Full silicidation annealing was performed at 300 C by hot-plate heating or RTA. Although only a few needlelike structures were formed by RTA because of the intermediate ramp-up rate between sputtering stage heating and hot-plate heating, it was confirmed that the electrical characteristics of the fabricated diodes were identical for both hot-plate heating and RTA. Figure 5 shows flatband voltages obtained for the C-V characteristics measurements of undoped Pd 2 Si FUSI gate MOS diodes with various gate oxide thicknesses. From this figure, the work function of undoped Pd 2 Si was extracted to be 4.57 eV, which is close to the Si midgap as well as the work function of undoped NiSi. The C-V characteristics of As-, P-, and Sbpredoped Pd 2 Si FUSI gate MOS diodes, shown in Fig. 6 , show positive V FB shifts in spite of the fact that donor predoping led to a negative shift for the NiSi FUSI gate. The maximum V FB shift of þ0:25 V was obtained for P predoping. Although the dose of P was varied from 1 Â 10 14 to 1 Â 10 15 cm À2 , no dose dependence of the V FB shift was observed. Since the magnitudes of the V FB shifts are almost identical regardless of dopant species and dose, it is suspected that the work function change is caused by the interfacial layer formation, not by the impurity pileup. (Fig. 1) was not observed. . C-V characteristics of As-, P-, and Sb-predoped Pd 2 Si FUSI gate MOS diodes with 5 nm gate oxides. As and Sb were implanted at a dose of 1 Â 10 15 cm À2 . The implantation dose of P was varied from 1 Â 10 14 to 1 Â 10 15 cm À2 , but no dose dependence of the V FB shift was observed. The reduction in accumulation capacitance was found only for the Aspredoped devices.
However, no interfacial layer formation was observed by TEM in the P-predoped Pd 2 Si FUSI gate, as shown in Fig. 7 . From EDX analysis, a P signal was detected only in the vicinity of the oxide interface, implying P pileup formation at the Pd 2 Si/SiO 2 interface. Furthermore, the impurity pileup was also confirmed by SIMS measurements for Pand As-predoped Pd 2 Si FUSI MOS structures, suggesting that the origin of the work function shift was the impurity pileup. On the other hand, the reduction in the accumulation capacitance was found only for the As-predoped device. As described in §3, voids could not be eliminated in Aspredoped specimens. The reduction in the accumulation capacitance was attributable to the effective insulator thickness increase at the void portion. Figure 8 shows the C-V characteristics for BF 2 -and Fpredoped Pd 2 Si FUSI gate MOS diodes. The BF 2 and F implantation doses were 5 Â 10 15 and 1 Â 10 15 cm À2 , respectively. BF 2 doping resulted in a negative V FB shift of À0:30 V. It is noteworthy that the Pd 2 Si FUSI gate work function shift by As, P, Sb, and BF 2 predoping is in the opposite direction to that of the NiSi FUSI [1] [2] [3] [4] [5] [6] [7] and PtSi FUSI gates. 16) However, a positive V FB shift of þ0:30 V was obtained by F predoping despite no shift in the NiSi FUSI gates. 5, 6) Therefore, the effect of F may not be neglected for the BF 2 -predoped cases. The cross-sectional TEM image in Fig. 9 shows that the BF 2 -predoped FUSI gate consists of three layers. This complex FUSI structure, which was not observed for the other dopants, is attributed to the BF 2 predoping. In addition, the reduction in the accumulation capacitance of the BF 2 -predoped device is due to void formation, as in the case of the As predoping. Transmission electron diffraction and EDX analysis revealed that the top layer was Pd 3 Si, and that the other two layers were Pd 2 Si. The border in the Pd 2 Si phase is about 20 nm from the oxide interface. Although the B pileup at the Pd 2 Si/SiO 2 interface was expected, the B depth profile obtained by backside SIMS shown in Fig. 10 indicates that the B concentration peak was located at the border in the Pd 2 Si phase. In the same SIMS measurement, F pileup at the Pd 2 Si/SiO 2 interface and negligible F incorporation into the gate oxide were observed. Since the positive V FB shift was obtained with F predoping, as shown in Fig. 8 , the negative V FB shift with BF 2 predoping cannot be explained by the F pileup formation at the oxide interface. Therefore, the negative V FB shift in the BF 2 -predoped diode needs to be explained in terms of other physical origins or additional effects such as the interaction between the B pileup in the Pd 2 Si and the F pileup at the Pd 2 Si/SiO 2 interface. Tsuchiya et al. 17) proposed a model for FUSI gate work function shift caused by impurity pileup, in which the impurity pileup at the FUSI side of the interface resulted in the negative work function shift, and that at the oxide side resulted in the positive shift. However, the negative work function shift for Sb-predoped NiSi FUSI gates cannot be explained by this model, because Sb pileup at the oxide side has been confirmed by X-ray photoemission spectroscopy (XPS). 14) In addition, the positive shift was obtained for the P-predoped Pd 2 Si FUSI gates in spite of the P pileup at the FUSI side, as shown in Fig. 7 . On the other hand, through precise analysis of the chemical structure at the oxide interface by XPS, it was recently pointed out that the NiSi FUSI gate work function shift depended not only on the impurity pileup but also on the Ni composition at the oxide interface.
18) It is likely that the interface modulation of metal composition has also occurred 10nm p-Si Pd 2 Si SiO 2 Fig. 7 . Cross-sectional TEM image of the interfaces in a P-predoped Pd 2 Si FUSI gate MOS diode. The implantation dose of P was 1 Â 10 15 cm À2 . EDX analysis was performed at the points marked by circles, and a P signal was detected only in the vicinity of the oxide interface. 
Conclusions
The formation kinetics of Pd 2 Si to establish a guideline for Pd 2 Si FUSI gate formation and Pd 2 Si FUSI gate work function tuning by impurity predoping have been investigated. It was found that not only the silicidation temperature but also the impurities in poly-Si affected the diffusion balance between Pd and Si during silicidation. Silicidation annealing with a high ramp-up rate to avoid the silicidation reaction at low temperatures was the key to ensuring dominant Pd diffusion and obtaining a homogeneous Pd 2 Si FUSI gate without defect formation. The work function of undoped Pd 2 Si close to the Si midgap was modulated by impurity doping to poly-Si before silicidation. It is noteworthy that the Pd 2 Si work function shift with As, P, Sb, and BF 2 predoping is in the opposite direction to that of the NiSi FUSI gate. The range of the work function shift in the Pd 2 Si FUSI gate was comparable to that of the NiSi FUSI gate. Fig. 10 . B depth profile in BF 2 -predoped Pd 2 Si FUSI gate MOS diode obtained by backside SIMS. The B concentration peak is located at about 20 nm from the oxide interface, which corresponds to the border in the Pd 2 Si layer shown in Fig. 9 . In contrast, F pileup was formed at the oxide interface.
